I. INTRODUCTION
ONE of the many important aspects to consider in the 0 design of multiprocessor systems is the structure of the network connecting the processors to the shared memory modules. Many parameters have a bearing on this choice. Among them: reliability, cost, modularity, bandwidth, number of processors, and expandability.
Several interconnection networks have been proposed, such as the crossbar [1] , single bus [2] , multibus [3] , [4] , and other special interconnection networks [5] . There are several analytic models to assess the performance of the various topologies under different processor demand patterns [3] , [6] , [7] .
The multibus interconnection is an attractive solution for connecting processors and memory modules in a multiprocessor with shared memory. It provides a throughput which is intermediate between the single bus and the crossbar, with a corresponding intermediate cost. Moreover, if the processor requests are independent and uniformly distributed among the memory modules, the amount of memory conflicts makes the throughput obtained with the crossbar roughly the same as that obtained with the multibus with a number of buses slightly larger than half the number of processors [4] .
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The standard connection scheme for the multibus case is illustrated in Fig. 1 where all P processors and all M memory modules are connected to all B buses. The resulting number of connections is B(M + P), which can be large and result in a costly network. In this paper, we show that this connection is redundant and that reduced schemes produce the same throughput at a lower cost. The reduction is especially significant when the number of buses is relatively large. For example, the number of connections required is reduced by approximately 25 percent when the number of buses is half the number of processors (for M = P).
To show the practicality of these reduced schemes, we investigate their cost (measured by the number of connections and the memory and bus loads), the arbitration complexity and speed, the reliability (as the possibility of functioning in a degraded form when a bus fails), and the expandability (that is, the reconfiguration required to increase the number of buses, memory modules, and processors). We conclude that there are connection schemes that adequately satisfy these requirements.
II. REDUCTION IN THE NUMBER OF MEMORY-BUS CONNECTIONS
As mentioned in the Introduction, the complete interconnection of Fig. 1 reduction of connections between memory modules and buses The trapezoidal connection is a reduced scheme which shown in Fig. 2 In addition, in Fig. 5(d) we show a cyclic scheme. This is not minimal (each bus is connected to ten memory modules), but it has the important characteristic that each memory module is connected to the same number of buses.
The cost of these schemes is presented in Table I , taking into account the parameters indicated in the introduction: number of connections, and memory-module and bus loads. All the minimal schemes have the same number of connections, but they differ in-the loads. With respect to maximum memory loads, the rhombic is better than the staircase for large values of B. The best are the cyclic and the balanced.
IV. REDUCTION IN THE NUMBER OF CONNECTIONS BETWEEN MEMORY AND BUSES AND BETWEEN BUSES AND PROCESSORS
In Section III, we discussed minimal schemes for the memory-bus connection assuming that the processor-bus scheme is complete. Of course, the same type of reduction can be obtained, in the processor-bus connection if the memory-bus scheme is complete. We now consider what happens if we reduce both connections simultaneously. Theorem 2: Consider bus i and let mi and pi be the number of memory modules and processors connected to it. Then, for no degradation, mi and pi have to satisfy the following restrictions: Due to this corollary, in the following we continue to consider the schemes presented in Section III.
V. ARBITRATION METHODS
We now discuss the arbitration algorithms that are applicable to the presented connection schemes. For some schemes the corresponding algorithms seem easy to implement and, therefore, these schemes are-of practical interest. For others, no simple algorithm has yet been found.
The arbitration algorithm should be fair, in the sense that all processors should have the same probability of accessing memory, and should be easy to implement. These two requirements are sometimes conflicting; in these cases, it might be convenient to divide the arbitration process into two parts: 1) A fair selection process, which selects min (B, R) memory modules from the R memory modules that have at least one pending request.
2) An assignment process, which assigns the buses to the selected memory modules.
The selection process does not depend on the connection scheme. A fair cyclic algorithm is easily implementable with a fast and modular circuit.
The bus-assignment process depends on the connection scheme. We now investigate assignment algorithms that lead to a simple implementation.
For the complete and trapezoidal schemes, the assignment can be performed by assigning an increasing bus number to an increasing module number. This is formalized in the following algorithm. S(j) = 1 indicates that the jth module has been selected by the selection process and the value of B(i) specifies the memory module to which bus i is assigned: This algorithm is also simple to implement. It represents a small variation with respect to the implementation for the trapezoidal case.
For the staircase scheme an algorithm is
This algorithm is a little more complex to implement because the information of which buses are not assigned in the first part has to be transmitted to the second.
For the cyclic scheme, as illustrated by Fig. 5(c For the balanced scheme, the assignment algorithm seems to be complex to implement in hardware.
As a conclusion, we see that from the point of view of arbitration, the rhombic and the staircase schemes are acceptable.
VI. RELIABILITY
We now consider the reliability of the connection schemes. We modify the connections so that the system can operate in a degraded form when a bus fails.
The complete connection does not require any modification. If a bus fails, the arbiter would assign the remaining B -1 buses. As these buses are connected to all memory modules, no connection problem arises.
The trapezoidal connection has to be modified to permit this degraded -operation. This can be seen by the fact that if there are B -1 buses, Theorem 1 requires that every bus be connected to at least M -B + 2 memory modules, and this is not the case for bus number B -1 (which is connected to M -B + 1 memory modules). Also memory module 0 is connected only to bus 0 so that it would be completely disconnected if bus O fails. Consequently, the minimum modification required is to connect bus B -1 also to module 0, resulting in the connection scheme indicated in Fig. 6(a) . It is easy to seejat in this case, the assignment of the B -1 buses can ALways be done. The arbitration procedure has to be changed as follows: assign bus B -1 to memory module O (unless this bus fails), and then assign from bus 0 in ascending order. Of course, it is necessary to skip the failed bus.
The rhombic connection has to be modified similarly. To satisfy the theorem, one additional connection has to be included for each bus. Fig. 6(b) shows a modified connection scheme that allows the degraded operation. The arbitration algorithm has to be changed, as for the trapezoidal case.
The staircase connection is modified as indicated in Fig. 6 (c) in order to satisfy the theorem and assure that a memory module is connected, at least, to two buses. In this case, the arbitration has to be modified considerably. To avoid this, a somewhat redundant connection is shown in Fig. 6(d) , which operates in degraded fashion with the same type of modification to the arbitration procedure as for the rhombic case.
We do not show the modification of the cyclic and balanced schemes due to their complicated arbitration algorithms.
We conclude that the rhombic and staircase schemes can be easily modified to provide the required reliability.
VII. EXPANDABILITY
We consider now the reconfiguration that is necessary when the system is expanded by adding a memory module or a bus.
For the complete connection no reconfiguration is necessary, that is, no changes in the connections to other memory modules or buses is required. The new memory module is connected to all buses and the new bus to all memory modules.
Similarly, no reconfiguration is necessary in the trapezoidal case: the new memory module is connected to all buses and the new bus is connected to the memory modules required to form the expanded trapezoidal (Fig. 7) .
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